# AHA: An Open-Source Framework for Co-design of Programmable Accelerators and Compilers

**Kalhan Koul**<sup>\*1</sup>, Jackson Melchert<sup>\*1</sup>, Keyi Zhang<sup>\*1</sup>, Taeyoung Kong<sup>\*1</sup>, Maxwell Strange<sup>\*1</sup>, Olivia Hsu<sup>\*1</sup>, Qiaoyi Liu<sup>\*1</sup>, Jeff Setter<sup>\*1</sup>, Ross Daly<sup>\*1</sup>, Caleb Donovick<sup>\*1</sup>, Alex Carsello<sup>\*1</sup>, Leonard Truong<sup>1</sup>, Po-Han Chen<sup>1</sup>, Yuchen Mei<sup>1</sup>, Zhouhua Xie<sup>1</sup>, Kathleen Feng<sup>1</sup>, Gedeon Nyengele<sup>1</sup>, Dillon Huff<sup>1</sup>, Kavya Sreedhar<sup>1</sup>, Huifeng Ke<sup>1</sup>, Ankita Nayak<sup>1</sup>, Rajsekhar Setaluri<sup>1</sup>, Stephen Richardson<sup>1</sup>, Christopher Torng<sup>2</sup>, Pat Hanrahan<sup>1</sup>, Clark Barrett<sup>1</sup>, Mark Horowitz<sup>1</sup>, Fredrik Kjolstad<sup>1</sup>, Priyanka Raina<sup>1</sup>

\*Equal Contribution; <sup>1</sup>Stanford University, CA, USA; <sup>2</sup>University of Southern California, CA, USA

### **Domain-Specific Accelerators**

With the slowdown of Moore's law and end of Dennard scaling, hardware specialization is necessary to improve performance and energy efficiency of computing systems



Modern SoCs have dozens of domain-specific accelerators Graphics Machine Learning Image Processing Video Coding Cryptography Wireless ...

### **Domain-Specific Accelerators**

With the slowdown of Moore's law and end of Dennard scaling, hardware specialization is necessary to improve performance and energy efficiency of computing systems



Modern SoCs have dozens of domain-specific accelerators

However, **designing**, **verifying** and **deploying** such systems with accelerators has a **large engineering cost** 

Image source: https://www.anandtech.com/show/14892/the-apple-iphone-11-pro-and-max-review/2

#### **Software Cost > Verification Cost > Design Cost**



Image source: <u>https://www.researchgate.net/figure/Chip-Design-and-Manufacturing-Cost-under-Different-Process-Nodes-Data-Source-from-IBS\_fig1\_340843129</u>

# **Existing Approach to Accelerator Design**

• The most common approach to create accelerators is a waterfall approach



# **Existing Approach to Accelerator Design**

• The most common approach to create accelerators is a waterfall approach



# Challenges to Adopting Hardware Specialization at Scale

- Prohibitive cost of design and verification of accelerator-based systems
- Lack of a structured approach for evolving the software stack as the underlying hardware becomes more specialized
- No general **methodology for specializing hardware to** *domains*, rather than a few benchmarks

## Waterfall Approach -> Agile Approach

- Agile approaches are very common in SW development --- we create tools to adapt them to hardware/compiler co-design
- Incrementally update the hardware accelerator and software to map to it



# **Requirements for the Agile Approach**

- 1. Accelerator must be configurable
  - So we can map new or modified applications to it (although with lower efficiency)



#### **CGRAs as Accelerator Templates**

• Think about accelerators as specialized coarse-grained reconfigurable arrays (CGRAs) --- similar to an FPGA but with larger compute and memory units, and word-level interconnect



#### **CGRAs as Accelerator Templates**

- Is programmable enough to accommodate application evolution
- Allows specialization and exploiting parallelism and locality --characteristics that make an accelerator efficient



#### **CGRAs as Accelerator Templates**

• By tuning the amount of configurability in CGRA PEs, MEMs and the interconnect, we can create more specialized (closer to ASICs) or more general-purpose accelerators (closer to FPGAs)



• More importantly, thinking of accelerators as specialized CGRAs provides a **standard accelerator template for a compiler to target** 

# **Compiler from Halide Applications to CGRAs**



# Automatically Generate HW and Compiler Collateral from a Single Source of Truth



# Automatically Generate HW and Compiler Collateral from a Single Source of Truth





Daly et al., Synthesizing Instruction Selection Rewrite Rules from RTL using SMT, FMCAD 2022

# Automatically Generate HW and Compiler Collateral from a Single Source of Truth



#### **Accelerators Designed Using AHA Flow**



Amber SoC TSMC 16 Statically scheduled dense data processing e.g. image processing and ML

VLSI 2022, Hot Chips 2022, JSSC 2023



Onyx SoC GF 12

- + Higher compute density
- + Energy-efficient memories
  - + Sparse tensor algebra

VLSI 2024, Hot Chips 2024



Opal SoC Intel 16 (Taped out: Dec 2023)

- + Higher performance on sparse tensor algebra
- + Sparse machine learning

# Amber CGF Image Proc Machine Le Accelerato



# Amber: CGRA SoC Designed with Agile Approach



Carsello et al., VLSI 2022, Feng et al., JSSC 2023

\*ISSCC 2022 Student Research Preview Poster Award\* \*VLSI 2022 Best Demo Paper Award\*

# Amber: CGRA S

 Amber achieves 160-107x better EDP vs. <sup>1</sup> and FPGA respective



Energy-Delay Product (EDP) (J•s/frame)



Onyx CGRA – Improving Dense Acceleration and Adding Sparse Tensor Algebra Acceleration



#### **Improving Performance for Dense Applications**



#### **APEX: Application-Driven PE Exploration**



#### **Extending the CGRA to Sparse Applications**



CGRA Bitstream

Hsu et al., "The Sparse Abstract Machine," ASPLOS 2023

#### **Extending the CGRA to Sparse Applications**



#### **Extending the CGRA to Sparse Applications**



O.Hsu et al, "The Sparse Abstract Machine," ASPLOS 2023

# **Onyx: CGRA with Dense and Sparse Acceleration**

• Onyx achieves up to 85% lower EDP versus Amber on dense applications



# **Onyx: CGRA with Dense and Sparse Acceleration**

• Onyx achieves up to 565x EDP improvement over CPU sparse libraries



# **AHA Summary**

- Demonstrated an agile hardware-software co-design methodology, using three key insights
  - Thinking about accelerators as specialized CGRAs provides a standard accelerator template for a compiler to target
  - Using a combination of new specification languages and formal methods, we can automatically generate the accelerator hardware and its compiler from a single source of truth
  - This enables creating higher-level **design-space exploration frameworks** for application domain-driven optimization of accelerator
- Used to create multiple end-to-end chip demonstrations, with significant reuse in both the hardware and the software toolchain

#### **The AHA Team**





Donovick

Rajsekhar Setaluri



Ross Daly



Zhouhua Xie



Huifeng

Ke

Truong

Nayak Sreedhar



Kathleen

Feng



Torng









Barrett



Priyanka Raina

Mark Horowitz











Pat

Hanrahan



Fredrik Kjolstad



Alex

Carsello



Setter Melchert

Jeff

Keyi

Zhang

Steve Richardson

Qiaoyi

Liu

Kalhan

Koul

Maxwell

Strange

Po-Han Chen



Yuchen



Dillon



Olivia

Hsu

Taeyoung Kong



# **Acknowledgements for Funding**

- DARPA DSSoC
- AHA Center
- Stanford SystemX Alliance
- SRC JUMP 2.0 PRISM Center
- NSF Award 2238006
- Intel HIP
- Apple
- Samsung

#### **Publications**

#### Hardware Generators:

AHA Overview - DAC 2020 https://ieeexplore.ieee.org/document/9218553

AHA Details - TECS 2023 https://ieeexplore.ieee.org/document/10258121

PEak - arXiv 2023 https://arxiv.org/abs/2308.13106

Canal – CAL 2023 https://ieeexplore.ieee.org/document/10105430

APEX – ASPLOS 2023 https://dl.acm.org/doi/10.1145/3582016.3582070

#### Compilers:

Dense Compiler – TACO 2023 <u>https://dl.acm.org/doi/10.1145/3572908</u> Sparse Compiler & SAM – ASPLOS 2023 <u>https://dl.acm.org/doi/10.1145/3582016.3582051</u> Rewrite Rule Generation – FMCAD 2022 <u>https://ieeexplore.ieee.org/document/10026577</u> CGRA Pipelining – TCAD 2024 <u>https://ieeexplore.ieee.org/document/10504565</u>

#### Chips:

Onyx - VLSI 2024

Amber - VLSI 2022, JSSC 2023 https://ieeexplore.ieee.org/document/10258121

# Code and Upcoming Tutorial!

Product V Solutions V Open Source V Enterprise V Pricing	Q Search or jump to / Sign in Sign up
StanfordAHA / aha Public	다. Notifications 약 Fork 9 ☆ Star 44 🗸
<> Code 💿 Issues 5 📫 Pull requests 16 🖓 Discussions 🕑 Actions 🖽 Projects	s 🕮 Wiki 😲 Security 🗠 Insights

- Try it out! : <u>https://github.com/StanfordAHA/aha</u>
- Wiki: https://github.com/StanfordAHA/aha/wiki
- Tutorial at MICRO 2024!
  Nov 2 6, 2024
  Austin, Texas, USA

