HW-aware mapping of Graph Neural Networks on RISC-V GPGPU A Work-in-Progress

<u>Giuseppe M. Sarda^{1,2}</u>, Nimish Shah¹, Debjyoti Bhattacharjee², Peter Debacker², Marian Verhelst^{1,2} ¹KU Leuven, Leuven, Belgium ²imec, Leuven, Belgium









AI FLANDERS BUILDING OUR DIGITAL FUTURE

Introduction



Giuseppe

- Graduated from Politecnico di Torino
 Electronics engineering
- Joined imec KU Leuven Sept. 2020
 Ph.D. researcher
- Passionate about on-chip ML, computer architectures, computer arithmetic

email: Giuseppe.Sarda@imec.be

- Background and motivation
- The Vortex GPGPU
 - Compilation flow and workload partitioning
- HW-aware optimal workload mapping
- Validation on Graph Neural Networks
- Conclusion and Future Work

- Background and motivation
- The Vortex GPGPU
 - Compilation flow and workload partitioning
- HW-aware optimal workload mapping
- Validation on Graph Neural Networks
- Conclusion and Future Work

Machine learning ...



Machine Learning can achieve outstanding results on many tasks ...

[1] "Image Classification on ImageNet", papers with code, June 2023

[2] "Large Language Models: A New Moore's Law?", Hugging Face blog, 2022

[3] "Graph Neural Networks: Methods, Applications, and Opportunities", Lilapati et al., AI Open, 2020



Machine Learning can achieve outstanding results on many tasks ... with increasing requirements 🔗

... and computers!





- ✓ General purpose
- ✓ Easy to program
- \times Low efficiency
- imes Difficult to further specialize



- ✓ Optimal efficiency
- ✓ High, scalable parallelism
- \times Specific for an application class
- imes Non-standard programming model

Field moving towards ASIC ...

Trends for ML Acceleration





- GPUs are the **only alternative** to application specific designs (ASIC or FPGA) (in ML acceleration context)
- But need further **specialization to improve efficiency**

Where do we start?

- GPUs are:
 - **complex** architectures
 - Most solutions are commercial, based on proprietary design, ISA, and SW-stack
- But **<u>open-source</u>**, academic **alternatives** out there!

Not as mature as commercial solution, but enable architecture research



- **OS-GPUs** have **limited efficiency**, but providing **great flexibility** and **programmability**
- ASIC are very efficient, but for a specific task and with ad-hoc programming model

TARGET

- **1.** Improve OS-GPU efficiency to reduce the gap with ASIC
- 2. Make our result accessible, modular, incremental, open-source!

- Background and motivation
- The Vortex GPGPU
 - Compilation flow and workload partitioning
- HW-aware optimal workload mapping
- Validation on Graph Neural Networks
- Conclusion and Future Work

The Vortex GPGPU



- **RTL level** implementation of GPGPU
- Based on the RISC-V ISA
- Scalable in cores, warps and threads
- Uses open-source software stack
- Support for OpenCL

GPGPU control RISC-V ISA extension

- wspawn wavefront generation
- tmc apply thread mask
- split/join control flow divergence/reconvergence
- bar wavefront barrier

Why Vortex?

- 1. Closed HW-SW loop + HW validation
- 2. Complete memory hierarchy implementation
- 3. Open-source SW stack: extendable!

The Vortex GPGPU



- Background and motivation
- The Vortex GPGPU
 - Compilation flow and workload partitioning
- HW-aware optimal workload mapping
- Validation on Graph Neural Networks
- Conclusion and Future Work



Example HW configuration: 1 core, 2 warps, 4 threads/warp





- Background and motivation
- The Vortex GPGPU
 - Compilation flow and workload partitioning
- HW-aware optimal workload mapping
- Validation on Graph Neural Networks
- Conclusion and Future Work

Temporal Unrolling

Example HW configuration: 1 core, 2 warps, 4 threads/warp



<u>Pseudo code</u> (executed by every thread) # local work size (lws) specified by host for i in range(local_work_size): $\#(tid \rightarrow assigned first iteration)$ C[tid + i] = C[tid + i] + C[tid + i]**Example** – Execution changing *lws* vecadd 16 elements tmask **W**S wspawn 1 4 1111 2 1111 2 0011 4 2 8 2 0001 Underutilization

Problem

- The *lws* parameter <u>impacts the execution</u>
- "Wrong" values lead to suboptimal HW utilization (slower exec, more instr. issues)
 How to determine optimal <u>lws dynamically for</u> different kernels?





- Background and motivation
- The Vortex GPGPU
 - Compilation flow and workload partitioning
- HW-aware optimal workload mapping
- Validation on Graph Neural Networks
- Conclusion and Future Work

Graph Neural Networks: Overview

Graph Neural Networks (GNN)

Class of Machine Learning models

- Exploit information embedded in graph structure
- Combine with **neural networks** to perform specific tasks (classification, prediction, ...)







Validation methodology

- 1. Sampled 15 different Vortex architecture configurations
- 2. Evaluated our mapping on GCN layers over:
 - a. cora, citeseer and pubmed <u>datasets</u>
 (different graph size, different structure)
 - b. 16, 32, and 64 *hidden feature size*
 - c. on single *aggregation*, *combination* and *full layer*
- 3. Compared execution latency results with:
 - a. naïve mapping (lws=1)
 - b. fixed mapping (lws=32)

FoM (lower is better)	aggr	sgemm	full layer
Our mapping slower	10/135	9/135	2 /135
than others (>5%)	(7.4%)	(6.7%)	(1.5%)



27

Validation methodology

- 1. Sampled 15 different Vortex architecture configurations
- 2 Evaluated our mapping on GCN layers over:

Results ra, citeseer and pubmed *datasets*

Our mapping: graph size, different structure)

- 1. Always deliver comparable execution latency
- 2. Shows higher benefits with combined kernel calls
- Compared execution latency results with
 - a. naïve mapping (lws=1)
 - b. fixed mapping (lws=32)

FoM (lower is better)	aggr	sgemm	full layer
Our mapping slower	10/135	9/135	<mark>2</mark> /135
than others (>5%)	(7.4%)	(6.7%)	(1.5%)



- Background and motivation
- The Vortex GPGPU
 - Compilation flow and workload partitioning
- HW-aware optimal workload mapping
- Validation on Graph Neural Networks
- Conclusion and Future Work

Conclusion

- ML acceleration research optimizes architectures for specific models
- A different approach is bridging the gap between open-source GPUs and ASIC



We:

- Investigated **limitations** of the Vortex GPGPU platform
- Proposed an optimal, HW-aware mapping (dynamic at runtime) that ensures an <u>efficient execution</u>, minimizing cycle latency
- Validated on several configurations of GCN layers
 <u>Our mapping performs better in 98.5% of the cases</u>

Pull request to the Vortex repo

We fixed a bug 5 in the Vortex runtime library (prevents correct execution!) Pull request \rightarrow Fixed #79 bug in vx_spawn.c for rT kernel iteration allocation

Now we can validate in way more HW configurations

Apply our patch if you are going to use Vortex 🟵

Future Work

- Improve the loop overhead
- Focus where we started \rightarrow GNN execution

Thank you for your attention!