## Automatically Uncovering Hardware Side-Channels in Processor RTL with Multi-µPATH Synthesis

**Yao Hsiao**<sup>1</sup>, Nikos Nikoleris<sup>2</sup>, Artem Khyzha<sup>2</sup>, Dominic P. Mulligan<sup>3</sup>, Gustavo Petri<sup>3</sup>, Christopher W. Fletcher<sup>4</sup>, Caroline Trippel<sup>1</sup>

<sup>1</sup>Stanford University, <sup>2</sup>Arm, <sup>3</sup>Amazon Web Service, <sup>4</sup>University of California, Berkeley Original Work is published in 2024 International Symposium on Microarchitecture (MICRO)

2025 OSCAR workshop

Design Abstraction Helps Scale Formal Hardware Verification

**Example**: The **Check Tools** automate **memory consistency model** (MCM) and **security** verification of processor microarchitectures.



## Axiomatic Microarchitectural Models Enable Formal Analysis



## Axiomatic Microarchitectural Models Enable Formal Analysis



Verification Challenge: How to Verify that a µSPEC Accurately Represents a SystemVerilog Microarchitecture

µSPEC looks **quite different** from SystemVerilog!





Synthesizes **all µPATH axioms** required to define a **formally verified** µspec model (i.e., ~50% of µspec model).

- Background: The Microarchitecture-µSPEC Model vermcation
- RTL2MµPATH: Synthesizing ("Uncovering") All µPATHs per Instruction from Advanced SystemVerilog Processors
- Key Insight: µPATH Variability (>1 µPATH) is a Strong Indicator of a Hardware Side-Channel
- **SynthLC**: Synthesizing Formally Verified "Leakage Signatures" from SystemVerilog Processors

Application of µPATH synthesis for uncovering all hardware side-channels!

inge

#### Roadmap

- **Background**: The Microarchitecture-µSPEC Model Verification Challenge
- RTL2MµPATH: Synthesizing ("Uncovering") All µPATHs per Instruction from Advanced SystemVerilog Processors
- Key Insight: µPATH Variability (>1 µPATH) is a Strong Indicator of a Hardware Side-Channel
- **SynthLC**: Synthesizing Formally Verified "Leakage Signatures" from SystemVerilog Processors

### Overview of RTL2<u>M</u>µPATH: <u>M</u>ulti-µPATH Synthesis from RTL



### Overview of RTL2<u>M</u> $\mu$ PATH: <u>M</u>ulti- $\mu$ PATH Synthesis from RTL



### Overview of RTL2<u>M</u>µPATH: <u>M</u>ulti-µPATH Synthesis from RTL





## Conceptualizing Nodes in a $\mu$ PATH: A Key Challenge to Automated $\mu$ PATH Discovery with RTL2M $\mu$ PATH





# **Our Solution**: Expressing Nodes in µPATHs using Micro-op Finite State Machines (µFSMs) from a Processor's Control Path



# **Our Solution**: Expressing Nodes in µPATHs using Micro-op Finite State Machines (µFSMs)



# **Our Solution**: Expressing Nodes in µPATHs using Micro-op Finite State Machines (µFSMs)











#### Roadmap

- **Background**: The Microarchitecture-µSPEC Model Verification Challenge
- RTL2MµPATH: Synthesizing ("Uncovering") All µPATHs per Instruction from Advanced SystemVerilog Processors
- Key Insight: µPATH Variability (>1 µPATH) is a Strong Indicator of a Hardware Side-Channel
- **SynthLC**: Synthesizing Formally Verified "Leakage Signatures" from SystemVerilog Processors

Operand-Dependent µPATH Variability on a Microarchitecture Implies Existence of Hardware Side-Channels



Operand-Dependent µPATH Variabilities on a Microarchitecture Imply Existence of Hardware Side-Channels

A more subtle pattern of victim program in a side-channel attack:

unsafe\_instruction secret
unsafe\_instruction public

Example on RISC-V CVA6 Core:

[secret]

[public]



Stanford University

ST

Hardware Side-Channel Defenses for a Microarchitecture Minimally Requires Identifying Unsafe Instructions that Leak Their Operands



#### Hardware Side-Channel Defenses in Hardware or Software Require Characterizing a Microarchitecture's Side-Channels

	Defenses	Microarchitectural Components			
arm - [#1	<b>CT</b> [e.g., Cauligi+, SecDev'17], <b>SCT</b> [Mosier+, SP'24], <b>SpecShield</b> [Barber+, PACT'19], <b>ConTExt</b> [Schwarz+, NDSS'20]	unsafe_instruction secret			
intel #2	MI6 [Bourgeat+, MICRO'19]	Contention-based dynamic channels			
		Static channels			
#3	OISA [Yu+, NDSS'19]	Input-dependent arithmetic units			
	<b>STT</b> [Yu+, MICRO'19] <b>SDO</b> [Yu+, ISCA'20] <b>SPT</b> [Choudhary, MICRO'21]	Explicit channel			
		Implicit channel			
#4		Implicit branches			
- Designer		Prediction-based channels			
Designer		Resolution-based channels			
#5	<b>SDO</b> [Yu+, ISCA'20]	Data-oblivious variants			
	<b>Dolma</b> [Loughlin+, ISCA'21]	Variable-time micro-ops			
		Contention-based dynamic channels			
RIL #C		Inducive micro-ops			
Processor #C		Resolvent micro-ops			
Design		Prediction resolution points			
		Persistent state modifying micro-ops			

#### Roadmap

- **Background**: The Microarchitecture-µSPEC Model Verification Challenge
- RTL2MµPATH: Synthesizing ("Uncovering") All µPATHs per Instruction from Advanced SystemVerilog Processors
- Key Insight: µPATH Variability (>1 µPATH) is a Strong Indicator of a Hardware Side-Channel
- SynthLC: Synthesizing Formally Verified "Leakage Signatures"
   Foundational to the design of hardware side-channel defenses

SynthLC: Attributing µPATH Variability to Unsafe Instruction Operands and Synthesizing Formally-Verified Leakage Signatures







**Processor Design** 



Leakage Signatures Hardware Side-Cha	s: A Unifying Framev annels source	vork fo	or C	hara		rizin	g	opore
instruction exhibiting	PATH variability	nce	7	ie inst		ns u	IISale	
Defenses	Microarchitectural Components	μPATHs	Р	<b>Leakage</b> src	e Sigratı T <sup>N</sup>	ure Com	ponent: T <sup>S</sup>	s args
<b>CT</b> [e.g., Cauligi+, SecDev'17], <b>SCT</b> [Mosier+, SP'24], <b>SpecShield</b> [Barber+, PACT'19], <b>ConTExt</b> [Schwarz+, NDSS'20]	unsafe_instruction secret	-	-	-	*	~	~	~
MIC [Pourgoot MICDO'10]	Contention-based dynamic channels	-	$\checkmark$	<b>~</b>	<b>~</b>	<b>~</b>	-	-
Bourgeat, MICRO 19]	Static channels	-	<b>~</b>	<b>~</b>	-	-	<b>~</b>	-
<b>OISA</b> [Yu+, NDSS'19]	Input-dependent arithmetic units	-	-	<b>~</b>	<b>&gt;</b>	-	-	<b>~</b>
	Explicit channels	-	<	<b>~</b>	<b>&gt;</b>	-	-	<b>~</b>
STT [Yu+, MICRO'19]	Implicit channels	-	<b>&gt;</b>	<b>~</b>	-	<b>~</b>	<b>~</b>	<b>~</b>
<b>SDO</b> [Yu+, ISCA'20]	Implicit branches	-	<b>&gt;</b>	-	-	<b>~</b>	<b>~</b>	<b>~</b>
SPT [Choudhary, MICRO'21]	Prediction-based channels	-	<b>&gt;</b>	<b>~</b>	-	-	<b>~</b>	<b>~</b>
	Resolution-based channels	-	<b>&gt;</b>	<b>~</b>	-	<b>~</b>	-	<b>~</b>
<b>SDO</b> [Yu+, ISCA'20]	Data-oblivious variants	<b>~</b>	-	-	<b>~</b>	-	-	<b>~</b>
	Variable-time micro-ops	-	-	-	<b>~</b>	-	-	<b>~</b>
	Contention-based dynamic channels	-	<b>V</b>	<b>~</b>	<b>~</b>	<b>~</b>	-	<b>~</b>
	Inducive micro-ops	-	<b>~</b>	-	-	<b>~</b>	-	<b>~</b>
Dolma [Loughlin+, ISCA'21]	Resolvent micro-ops	-	-	- 1	-	<b>~</b>	-	<b>~</b>
	Prediction resolution points	-	<b>~</b>	<b>~</b>	-	<b>~</b>	-	<b>~</b>
	Persistent state modifying micro-ops	1 - 1	_	-	-	_	<b>~</b>	<b>V</b>

### CVA6 Core and Cache Case Study

- Open-source RISC-V CVA6 processor
  - 64-bit, 6-stage, single-issue core
  - Speculation and limited out-of-order write-back with diverse functional units (ALU, LSU, Mul/Div, CSR buffer)
  - Write-through set-associative cache
- 72 instructions in RV64I base ISA + M extension (RV64IM)
- Synthesize leakage signatures separately (~modularity) from Core and Data Cache respectively

First formal side-channel analysis of a realistic processor cache! Stanford University



CVA6 Core [Zaruba+, VLSI'19]

#### **CVA6 Core: Results**



- 124,459 properties, ~4 min per property
- ~16% undetermined

#### SynthLC:

- 30,774 properties, ~2 min per property
- ~14% undetermined

Leakage Signatures Captures Various Kinds of Side-Channels: A New Class of Speculative Interference Attack (SIA) [Behnia+, ASPLOS'21]



#### See paper for details:

- **Different** in two ways **from standard** speculative interference attack
- µPATH variability yields a more general definition of speculative interference attacks



Stanford University

ecret

#### In the paper...

- Formalisms
  - Defining "stateless"/"stateful" channels and "active"/"passive" attacks using transponders
  - Replacement of 2-trace side-channel free property with many 1-trace properties and symbolic information taint tracking
- RTL2MµPATH and SynthLC Implementation and Usage
  - Required SystemVerilog design metadata
  - SystemVerilog Assertions (SVAs) generation from templates
- Evaluation
  - Side-channels discovered in CVA6 Core and Cache: store-to-load stalling, serial divider/remainder, jump and branches, channels in cache involving various structures
  - New functional bugs discovered with RTL2MµPATH for the CVA6 core

#### Takeaways

CT [e.g., Cauligi+, SecDev'17], SCT [Mosier+, SP'24], SpecShield [Barber+, PACT'19], ConTExt [Schwarz+, NDSS'20], Dolma [Loughlin+, ISCA'21], OISA [Yu+, NDSS'19], MI6 [Bourgeat, MICRO'19], STT [Yu+, MICRO'19], SDO [Yu+, ISCA'20], SPT [Choudhary, MICRO'21]



Thank you! yaohsiao@stanford.edu https://github.com/yaohsiaopid/SynthLC Artifacts Evaluated - Reusable, Available