Scalable Assurance via Verifiable Hardware-Software Contracts

Yao Hsiao¹, Dominic P. Mulligan², Nikos Nikoleris², Gustavo Petri², Caroline Trippel¹ ¹Stanford University, ²ARM Research



Hardware-software contracts expose hardware correctness and security guarantees to software



Hardware-software contracts expose hardware correctness and security guarantees to software



x86-tso: Forbids reordering writes W x \rightarrow W y in program order C11 \rightarrow Power, PLDI'12 C11 \rightarrow x86, POPL'11 C11 \rightarrow ARMv7, Sewell+ '16 C11 \rightarrow ARMv8, Sewell+ '16 Java->Power ECOOP'15 Java \rightarrow x86, ECOOP'15

Hardware-software contracts expose hardware correctness and security guarantees to software



Hardware-assurance challenge: A gap exists between hardwaresoftware contracts and the RTL they abstract



Can we synthesize formal hardware-software contracts from RTL?



¹Hsiao et al. "Synthesizing Formal Models of Hardware from RTL for Efficient Verification of Memory Model Implementations." MICRO'21

Check Tools: Automated tools for conducting formal verification of hardware memory model implementations



Ordering rule for hardware

Axiom Ld_exe_path: forall microops i0, IsAnyRead i0 ⇒ AddEdges [((i0, IF), (i0, DX)) ((i0, DX), (i0, WB))] Axiom "st_exe_path:

Microarchitectural happens-before (µhb) analysis

mem



¹Albert Magyar. 2016. A Verilog implementation of the RISC-V Z-scale microprocessor. https://github.com/ucb-bar/vscale.

µhb analysis: Hardware locations

Core 0 Core 1 (i0) W[x] = 1; (i2) R[y] = 1; (i1) W[y] = 1; (i3) R[x] = 0;

RISC-V multi-V-scale





μhb analysis: **Instruction execution paths**

Core 0 Core 1 (i0) W[x] = 1; (i2) R[y] = 1; (i1) W[y] = 1; (i3) R[x] = 0;

RISC-V multi-V-scale





µhb analysis: µhb nodes a.k.a. hardware events



µhb analysis: µhb edges a.k.a. happens-before relations

Core 0 Core 1 (i0) W[x] = 1; (i2) R[y] = 1; (i1) W[y] = 1; (i3) R[x] = 0;

RISC-V multi-V-scale





Reasoning about **execution observability** with μ hb analysis







Microarchitectural specifications a.k.a. µspec models



Automated synthesis of µspec models from RTL with rtl2µspec [Hsiao+, MICRO'21]



CLK A \$dffQ wdata WEN WA \$mem RD mem WEN WA Sw_in_WB Sw_in_WB WA Sw_in_WB Sw_in

(System)Verilog design SVA property embedding Over-approximation of all axioms JasperGold Proven set of axioms

Open-source RISC-V multi-V-scale case study: 6.84 mins serial proof time w/120 SVA properties evaluated (> 780x performance improvement over prior work [Manerakr+ MICRO'17])

Hardware security verification with µspec models [Trippel+, MICRO'18]



Hardware security verification with µspec models [Trippel+, MICRO'18]



Stanford University

microarchitecture, resulting in leakage.

Key insight: If an instruction is a transmitter, it can instantiate more than one execution path in a μ hb graph



TransmitSynth: Automated synthesis of security contracts from RTL via identification of transmit instructions



Resolving the single execution path assumption: recognizing **sometimes-updated flops** with **write-enable analysis**



Resolving the single execution path assumption: recognizing **sometimes-updated flops** with **write-enable analysis**

Challenge: updating a flip-flop does not imply a value change.

SVA property: Does there **exist** an execution of LW that induces a **value change** on L1_line[0].data?



Verilog JasperGold

Solution: conduct static analysis of RTL netlist to derive write enables for flip-flops.

SVA property: Does the execution of LW always/ever cause L1_line[0].data's write-enable to be asserted?

Resolving the single execution path assumption: recognizing **sometimes-updated flops** with **write-enable analysis**

Open-source CVA6 processor¹



<u>Performing Location</u>: A design region which consists of an instruction identifier, optional instruction tracking logic, and a set of datapath registers. For an instruction to update a particular datapath register it must be residing in its associated performing location.

¹Zaruba et al. https://github.com/openhwgroup/cva6

Resolving the single execution path assumption: recognizing repeatedly-updated flops with performing location (PL)



¹Zaruba et al. https://github.com/openhwgroup/cva6

Resolving the single execution path assumption: recognizing repeatedly-updated flops with staying properties



Open-source CVA6 processor¹

¹Zaruba et al. https://github.com/openhwgroup/cva6



25











Open-source RISC-V CVA6 processor case study with proof-ofconcept TransmitSynth methodology and tool

- RV64I, M, A, and C
- Single in-order issue
- Out-of-order writebacks
- Speculation
- DIV executes variably as function of its operands



Discovering Transmitters with TransmitSynth

- DIV has a total of 66 execution paths!
- Runtime to synthesize paths with TransmitSynth: 96 minutes of serial (parallelizable) proof time
- Note that CVA6 has 4.54x more flops and 16.2x more gates than the multi-V-scale



Ongoing work

- What information is leaked?
 - > What caues the different execution
 - Dataflow behavior on some performing locations
- Finer-grained execution path
 - What are updated during a performing location





Conclusions: Automated synthesis of hardwaresoftware contracts from RTL is feasible

- rtl2µspec¹: Automated synthesis of µspec models from RTL
 - Synthesized a µspec model of the open-source RISC-V multi-Vscale processor in 6.84 minutes serial proof time
- TransmitSynth: Automated synthesis of security contracts from RTL via identification of transmit instructions
 - Synthesized 66 paths for DIV instructions on the open-source
 RISC-V CVA6 processor in 96 minutes serial proof time





Thanks! yaohsiao@stanford.edu

This presentation and recording belong to the authors. No distribution is allowed without the authors' permission.